

Ultra Low-Noise Performance of 0.15-Micron Gate GaAs MESFET's Made by Direct Ion Implantation for Low-Cost MMIC's Applications

M. Feng, J. Laskar, J. Kruse, and R. Neidhard

Abstract— The high-speed and noise performance of 0.15-micron gate GaAs MESFET's for microwave and millimeter-wave IC applications is reported on. The best extrinsic f_t is 109 GHz without correction for pad parasitics which is equivalent to an intrinsic f_t of 134 GHz. The 0.15 \times 200-micron gate GaAs MESFET achieved 0.6-dB noise figure with 17-dB associated gain at 10 GHz and 0.9-dB noise figure with 13-dB associated gain at 18 GHz. The measured noise figure and associated gain is the best reported performance for GaAs MESFET's and comparable to the best noise/gain performance of HEMT's and P-HEMT's.

I. INTRODUCTION

THE next generation of portable communication systems such as cellular phones and radios require ultra low-noise and low-power electronics technology to support the receiver front-end. GaAs based MESFET MMIC receivers will lead to a continued reduction in the number of parts and interconnects, thereby reducing the size and weight. The receiver noise is the most important parameter which needs to be understood to improve the overall receiver system performance. The low-noise device specifications can be met by HEMT's and P-HEMT's using MBE or MOCVD technology, however, the cost, availability, reliability and manufacturability of MMIC's remains the major problems to be overcome by using epitaxial layers.

Ion implantation technology is the technology of choice in both the silicon and GaAs ICs industries due to cost-performance advantages over epitaxial technology. The first low-noise GaAs MESFET fabricated by direct ion implantation into an LEC substrate achieved a 1.3-dB noise figure with 10.3-dB associated gain at 12 GHz in 1982 [1]. Subsequently, the first 60-GHz ion-implanted GaAs MESFET and amplifier was made in 1984 [2]. However, the noise figure of ion-implanted GaAs MESFET's was not as good as to HEMT's or P-HEMT's due to the lower current gain cutoff frequency. As a result, only a few detailed noise figure performance results have been reported in GaAs MESFET's




Fig. 1. Current-gain cutoff frequency f_t , as a function of V_{ds} .

[3], [4] and MMIC's [5]. This work presents the ultra low-noise and high-speed performance of 0.15- $\mu\text{m} \times 200\text{-}\mu\text{m}$ gate GaAs MESFET's fabricated by direct ion implantation into GaAs [100] LEC substrate.

II. FABRICATION

The active layer was formed by two direct ion implantation of silicon ions into GaAs [100] LEC substrate in sequence. The channel implant is formed with a penetration depth of 1500 Å to achieve a peak carrier concentration of $1 \times 10^{18} \text{ cm}^{-3}$. The surface implant (n^+ layer) is achieved with a penetration depth of 600 Å to achieve a peak carrier concentration of $2 \times 10^{18} \text{ cm}^{-3}$. A capless annealing technique employing AsH_3 overpressure at 850° C was used to activate the silicon ions and the typical sheet resistance is 220 ohm/sq. E-beam direct write was used to pattern the 0.15- μm T gate. Other steps were done by using an optical shallow U.V. contact aligner. The drain-to-source spacing was 2 μm with a gate-to-source spacing of 0.5 μm to reduce the source resistance. Device isolation was achieved by mesa etching. The total gate width is 200 μm with 0.15 $\mu\text{m} \times 100 \mu\text{m}$ per finger. AuGe-Ni-Au was used for ohmic contacts and Ti-Pt-Au metalization was used for the gate channel.

III. RF PERFORMANCE

The typical device showed an extrinsic transconductance

Manuscript received December 31, 1991.

M. Feng, J. Laskar, and J. Kruse are with the Department of Electrical and Computer Engineering, Center for Compound Semiconductor Microelectronics, University of Illinois at Urbana-Champaign, 127 Microelectronics Laboratory, 208 North Wright Street, Urbana, IL 61801.

R. Neidhard is with the Electronics Laboratory, Wright-Patterson Air Force Base, Dayton, OH.

IEEE Log Number 9108196.




Fig. 2. Distribution of the current-gain cutoff frequency, f_t for 0.15×200 micron gate.

of 400 mS/mm at a drain current of I_{dss} . The current gain cutoff frequency f_t of the best device extrapolated from $|H_{21}|$ using -6 dB/octave slope, was 109 GHz without correction. This extrinsic f_t as a function of drain to source voltage (V_{ds}) is shown in Fig. 1. The f_t is related to a capacitance parameter, C_{tot} , through the equation $f_t = gm/2\pi(C_{tot})$. This capacitance, however, includes a parasitic component such as pad capacitance and due to R_d , R_s , and R_{ds} . A technique for accurate corrections can be made to determine the intrinsic value of f_t [6]. Hence, the corrected value of f_t is 134 GHz. The average extrinsic f_t over 50 devices from the best wafer was measured at 97 GHz as shown in Fig. 2. The average f_t for other wafers were all above 91 GHz. These results are better than the best performance GaAs HEMT's and comparable to the best performance of GaAs P-HEMT's for the same gate length where the best reported f_t data was 100 GHz for 0.15- μ m gate and 110 GHz for 0.1- μ m gate [7], [8].

IV. NOISE PERFORMANCE

The typical noise performance of the 0.15- μ m \times 200- μ m gate GaAs MESFET's was measured using automatic testing and networking (ATN) model NP4, on-wafer automatic tuner system over the 3–18 GHz frequency range. The GaAs MESFET was biased at $I_{dss} = 98$ mA ($V_{gs} = 0$ V, $V_{ds} = 1.6$ V) first, the measured minimum noise figure and associated gain is shown in Fig. 3. The noise figure is 0.6 dB with 17-dB associated gain at 10 GHz and the noise figure increases to 0.9 dB with 13-dB associated gain at 18 GHz. We have also used Cascade Microtech noise figure test set, and found the measurement noise figure results agreed well within ± 0.1 dB over the same frequency range. These noise figure results are comparable to those on AlGaAs–GaAs HEMT's. The equivalent circuit model of 0.15- μ m \times 200- μ m GaAs FET calculated from the measured S -parameters is shown in Fig. 4.

V. CONCLUSION

The ultra low-noise and high-associated-gain with 0.15- μ m T gate was made by direct ion implantation into GaAs LEC (100) substrates. These results demonstrate that GaAs




Fig. 3. Noise figure and associated gain as a function of frequency (3–18 GHz).




Fig. 4. Equivalent circuit and noise parameters of the device.

MESFET's can achieve noise and speed performance, which is comparable to the best GaAs HEMT's and P-HEMT's.

REFERENCES

- [1] M. Feng, V. Eu, M. Siracusa, E. Watkins, H. Kimura, and H. Winston, "Silicon implanted super low-noise GaAs MESFET," *Electron. Lett.*, vol. 18, pp. 21–23, 1982.
- [2] M. Feng, H. Kanber, V. K. Eu, E. Watkins, and L. R. Hackett, "Ultra high-frequency operation of ion implanted GaAs MESFET's," *Appl. Phys. Lett.*, vol. 44, pp. 231–233, 1984.
- [3] C. L. Lau, M. Feng, T. R. Lepkowski, G. W. Wang, Y. Chang, and C. Ito, "Half-micron gate-length ion-implanted GaAs MESFET with 0.8-dB noise figure at 16 GHz," *IEEE Electron Device Lett.*, vol. 10, pp. 409–411, 1989.
- [4] K. Hosogi et al., "Super low-noise self-aligned gate GaAs MESFET with noise figure of 0.87 dB at 12 GHz," *IEEE MTT-S Dig.*, 1990, p. 1257.
- [5] J. Modal, J. Detry, J. Geddes, and D. Carlson, "High performance and high-yield Ka-band low-noise MMIC using 0.25- μ m ion-implanted MESFET's," *IEEE Microwave Guided Wave Lett.*, vol. 1, pp. 167–169, July 1991.
- [6] M. Feng, C. L. Lau, and C. Ito, "A technique for correction of parasitic capacitance on microwave f_t measurements of MESFET and HEMT devices," *IEEE-Microwave Theory Tech.*, vol. 39, pp. 1880–1882, Nov. 1991.
- [7] M. Abe and T. Mimura, "Ultrahigh-speed HEMT LSI technology," *IEEE GaAs IC Symp. Tech. Dig.*, 1990, pp. 127–130.
- [8] M. Feng, C. L. Lau, V. Eu, and C. Ito, "Does two-dimensional electron Gas effect contribute to high frequency and high speed device performance?" *Appl. Phys. Lett.*, vol. 57, pp. 1233–1235, 1990.